Here is the Verilog code for the counter, comparator (if statement) and test bench. The Modesim output shows the equal 3 value going high before a count of 3.
確定！ 回上一頁
