➢ Do noting but to load and boot next stage. Design of coreboot for RISC-V rom stage. Page 18 ...
確定! 回上一頁