Some testbenchs need more than one clock generator. In your test fixture, instead of manually changing the clock, some behavioral Verilog code can change it ...
確定! 回上一頁