A novel Jitter Cancellation Circuit (JCC) that reduces deterministic clock jitter induced by supply noise is designed. High Speed IO interface circuits ...
確定! 回上一頁