I have created the Verilog files for the Arty using the freedom package from Github. The make ran without problems, but when I try to create ...
確定! 回上一頁