the timing capacitor and resistors, thus limiting each output stage duty cycle to less than 50%. Source Current, 1-A Peak Sink Current.
確定！ 回上一頁
