SystemVerilog Enumeration defines a set of named values. ... C to name // MAGENTA = 2, VIOLET = 7, PURPLE = 8, PINK = 9 typedef enum {MAGENTA=2, VIOLET=7, ...
確定! 回上一頁