Some data types in Verilog, such as reg , are 4-state. This means that each bit can be one of 4 values: 0,1,x,z. With the "case equality" ...
確定! 回上一頁