Vector Processor Models Figure 1.11 shows a register - to - register architecture . Vector registers are used to hold the vector operands , intermediate and ...
確定! 回上一頁