L2 cache: 512 KB per core. All the CPUs support 24 PCIe 4.0 lanes. 4 of the lanes are reserved as link to the chipset. No integrated graphics.
確定！ 回上一頁
