Built-in R/C trimming (1% Error) for base clock & digital variable frequency control PLL circuit. Built-in VREF trimming for ADC.
確定! 回上一頁