Prerequisites: Study of the functionality of Decoder. Objective: To design 2 to 4 line decoder using Verilog HDL, obtain the simulation and synthesis.
確定! 回上一頁