The HYPERBUS™ interface (DDR) transfers two data bytes per clock cycle on the data (DQ) signals. A read or program/write access consists of ...
確定! 回上一頁