開發high-k (k>20)閘極介電層之薄膜材料與製程整合技術以符65nm CMOS technology node 及以下元件之需要。 Abstract. High-k (k>20) gate dielectric technology including ...
確定! 回上一頁