Contribute to aiamateur/Verilog development by creating an account on GitHub. ... s); initial begin ret = $fscanf(STDIN,"%d",testid); case(testid) 0: begin ...
確定! 回上一頁