1 # Define SciTE settings for Verilog files. ... $fdisplayh $fdisplay $fdisplayf $fdisplayb $feof $ferror $fflush $fgetc $fgets $finish ...
確定! 回上一頁